ABSTRACT: In the new Belle II detector, which is currently under construction at the SuperKEKB accelerator, a two layer pixel detector will be introduced to improve the vertex reconstruction in a ultra high luminosity environment. The pixel detector will be produced using the DEPFET technology. A new ASIC (Data Handling Processor or DHP) designed to steer the readout process, pre-process and compress the raw data has been developed. The DHP will be directly bump bonded to the balcony of the all-silicon DEPFET module. The current chip prototype has been produced in CMOS 90 nm. Its test results, including the data processing quality, the signal integrity of the gigabit transmission lines will be presented here. For the final chip, which will be produced using CMOS 65 nm, single event upset (SEU) cross sections were measured. An additional chip, containing memory blocks to be tested, was submitted and produced using this technology.
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Introduction
The DEPFET Pixel Detector (PXD) is currently being produced for the upgrade of the Belle II detector at the asymmetric e + e − collider SuperKEKB, located in Tsukuba, Japan. The PXD will consist of 2 layers, with 8 and 12 DEPFET ladders in the inner and outer layer respectively, placed in a cylindrical arrangement around the beam pipe. Each ladder consists of a thinned sensitive area (75 µm) and readout ASICs directly bump bonded on the surrounding supporting frame.
The sensitive area will be implemented as a matrix of 768×250 DEPFET pixels [1] , with pixel sizes of 50 µm × 58 µm for the inner and 50 µm × 80 µm for the outer layer. The readout will be done in a rolling shutter mode (row-wise readout) with a targeted frame frequency of 50 kHz. The sensor read-out and system steering is controlled by 3 different ASICs: the SwitcherB, the Drain Current Digitizer (DCDB) and the DHP.
The SwitcherB is a high voltage chip, directly steering the DEPFET pixels. The DCDB chip digitizes the DEPFET drain signal currents with the resulting total raw data rate per chip of 20.48 Gbps. The Data Handling Processor (DHP) performs the common mode correction, pedestal subtraction, data reduction (zero suppression) and the frame triggering with a maximum rate of 30 kHz. The data is transmitted to the back-end electronics by the DHP over an electrical output link with a rate of 1.6 Gbps using 8B/10B encoding. The arrangement of the chips in one end of a PXD module is depicted in figure 1 .
Together with its main task, as presented previously [3] , the DHP is also needed for the control of the SwitcherB. In addition, it provides dynamic offset correction values to the DCDB chip. The logic structure of the chip is presented in the figure 2. The DHP logic structure. After the deserialization, the triggered data is zero suppressed and sent out using the serial gigabit link (main block). In addition, the DHP performs the SwitcherB control and DCDB offset correction.
The prototype readout system
The full scale DEPFET module, as it will be installed in Belle II, contains 4 DCDB, 4 DHP and 6 SwitcherB chips. The current prototype system (Hybrid-5), is depicted in figure 3 . It was designed as a small scale test system, containing all necessary ASICs to be included in a PXD module: one small DEPFET sensor, one SwitcherB, one DCDB and one DHP chip connected to a single serial gigabit link.
This system was used to test the recent DHP prototype (DHP 0.2), in particular the quality of its data processing, the inter-chip communication between DCDB and DHP, the capability of the system to steer the DEPFET matrix, and the serial link transmission. Hybrid-5, the DEPFET PXD system prototype, containing all the close to final ASICs to be used in the detector and a small DEPFET sensor. The ASICs are flip-chip mounted to the fan-out adapters which are wire-bonded to the test system PCB.
Data processing efficiency
As previously reported in [4] (efficiency studies of the DHP), the buffer sizes of the chip (FIFO 1 and FIFO 2, see figure 2) had to be optimized for the worst case scenario, i.e. an occupancy of 3% while randomly triggering with the highest expected rate of 30 kHz. In this case the data loss should be kept low (much less than 1% of the incoming amount).
Simulated background data has been used for the optimization, where the worst case data distribution was assumed, i.e. Touschek background dominated; this effect is expected to create long traces in the sensor, clear signature of the produced low p T tracks; they are prone to cause data overflow in the algorithm used for zero-suppression. Using the test system described previously in section 2, the data processing efficiency was tested on the DHP 0.2 by means of injecting simulated background data into the chip's raw data memory. In figure 4 the comparison of the simulated losses and ones measured using the real chip are presented (assuming trigger-less readout). As one can see, a good agreement was observed.
Inter-chip communication
Each pixel in the DEPFET matrix is steered by two signals, the Gate and Clear strobes. The readout of the sensor is executed row-by-row. All DEPFET pixels in a given row are switched on simultaneously by applying a Gate signal using the SwitcherB; after a certain settling time, the drain currents are digitized. Then a Clear signal is applied to the pixel to remove the stored charge. Finally, both Clear and Gate lines are switched off and the same sequence is applied to the next row. One of the four DHPs on each PXD module generates the control sequence for the SwitcherB chips via a couple of LVDS signals. The above described readout sequence is sketched in figure 5 . In figure 6 a measurement of the SwitcherB output signals for one row is shown. There are 80 single-ended high speed links running at 320 Mbps between the DCDB and the DHP 0.2 chip, representing one of the biggest challenges on the system level.
It was observed that the digital communication is compliant with the specified maximum frequency of 320 MHz. The digitization (ADCs on the DCDB) works well up to 240 MHz. At the targeted final speed ∼ 95% of DCDB channels show a correct response. Nevertheless, 5% of the -4 -2013 JINST 8 C01032 channels are working with some limitations, either being too noisy or having a partially incorrect ADC transfer curve. However, this was obtained using a single setup, more setups should be evaluated for a better statistics.
Serial link performance
A 15 m cable between the PXD and the back-end electronics is needed to transmit the data from the detector. For this purpose a serial link based on a Current Mode Logic (CML) driver has been designed for the DHP. To increase the quality of the data transmission a preemphasis technique, sketched in the figure 8, has been used.
The result of the random data transmission through a 15 m of the Infiniband cable, using 8B/10B encoding and the best found preemphasis configuration, is shown in the figure 9. 
Sensitivity of the 65 nm technology to Single Event Upsets (SEU)
The DHP chip will be installed very close to the beam interaction point, so the radiation damage effects have to be taken into account. Different from the other ASICs bump bonded on the detector module, that are mostly analog, most of the DHP content is digital.
Certain particles crossing the silicon bulk are capable of inducing Single Event Effects (SEE). Single Event Upset (SEU), meaning a flip of a memory logic state, is a type of SEE. It is notably critical for our application. An important source of the SEU are hadrons, in particular neutrons and protons with a high enough energies (typically at least several MeV). In this case they are capable of producing a secondary nuclear fragment from the silicon lattice in a sensitive region of a digital cell, generating there a dense amount of electron-hole pairs [5] .
According to estimations made by the Belle II collaboration, an average fluence of 10 4 cm −2 ·s −1 neutrons passing through the PXD is expected, varying within 10% range depending on a particular geometrical position and having a typical energy spectrum of 20-100 MeV. The end-of-life total integrated radiation dose is expected to be in a range of 10-20 MRad [6].
65 nm test structures
The current DHP 0.2 chip is designed in 90 nm CMOS. However the final DHP chip for Belle II will be produced in 65 nm technology. To verify full custom design elements in this new technology prototype chips (DHPT 0.1 and DHPT 0.2) have been designed and produced.
Though one can find some information about its approximate SEU sensitivity [7, 8] , it is quite difficult to be sure about the exact value of cross sections, as the particular cell implementation plays an important role; for these reasons a decision to make our own test was taken. The above mentioned 65 nm test chip DHPT 0.1 (see figure 10) , containing 3 types of memories was designed (see table 1 for details). Two different types of SRAM memories were included to check if one type or another would give us a particular advantage in terms of SEU sensitivity. The third memory test block was a generated register array.
The tests were done at CERN-PS East-Hall under the following conditions [9] : 24 GeV proton beam during 20 days of the irradiation campaign, with a total acquired dose of 620 MRad and the total integrated fluence of: 2.4 · 10 16 cm −2 . 
Results
The measured cross sections are presented in table 1.
The result shows that this technology was confirmed to be well suited for high radiation environments, which is the case of the Belle II application: the chip showed a very good behavior up to an irradiation of 200 MRad (above this value the chip was unstable and at 400 MRad the connection was lost); this is way beyond (a factor 10 higher) the expected total integrated dose for the lifetime of the Belle II experiment.
For such a high energies as 24 GeV, the cross section for neutrons and protons can be considered being the same and reaching their saturation value; it can be hence used as an upper bound value for lower energy spectrum neutrons. In table 2 the estimated SEU rates for the future DHP chip are presented. The above mentioned estimated fluence, the measured cross sections and the memory sizes used for the current version of the DHP chip were assumed. For critical memory regions mitigation techniques, such as triple redundancy and Hamming error correction code have been implemented on-chip. 
Conclusion and plans
The current prototype of the Data Handling Processor, the DHP 0.2 produced in 90 nm technology, has demonstrated to meet the target requirements of data processing, system control and serial link robustness.
With larger buffers and other minor improvements and rework, the current chip will be produced in 2013 using 65 nm technology.
The sensitivity to the radiation induced errors of the 65 nm technology has been measured and cross section values are presented in this paper. The potential SEU error risk has been estimated and taken into account; for critical regions the mitigation techniques have been implemented on-chip.
